联系人:
陈生
联系电话:
0755-82565235.0755-88391555.0755-82807567
点击这里给我发消息
点击这里给我发消息
点击这里给我发消息
MSN:mwdsmd@hotmail.com MSN:xiaowei700@hotmail.com 
首页 > 推广型号列表 >W3A43G104ZAT2A

W3A43G104ZAT2A

W3A43G104ZAT2A资料
W3A43G104ZAT2A
PDF Download
 
File Size : 116 KB
Manufacturer:AVX
Description:Data inputs for a 18-bit bus. MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard mode, one of two program mable flag default settings, and serial or parallel programming of the offset settings. PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained. RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to LOW (OR to HIGH in FWFT mode) temporarily and does not disturb the write pointer, programming method, existing timing mode or programmable flag settings. RT is useful to reread data from the first physical location of the FIFO. During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers
 
相关型号
◆ Z3A43Y680M510KAT2A
◆ Y4C3F104Z500CT
◆ XCC44N3F470KG1
◆ X7R224J5B
◆ WR06X103JT
◆ W3L1ZC105MAT1F
◆ W3A4YG104ZAT1A
◆ W3A4YC104MAT2A
◆ W3A45C102MA2TA
◆ W3A45A470KAT2A
  1PCS 100PCS 1K 10K  
价 格  
 
 
型 号:W3A43G104ZAT2A
厂 家:AVX
封 装:06+
批 号:SMD
数 量:120000
说 明:【自己库存】
 
 
运  费:
所在地:
新旧程度:
 
 
留言/订购
 
所需型号 厂家 封装 批号 数量*
 
留言
 
 
联系人/公司:
联系电话:
EMail:
验证码: * 验证码
 
 
 
 
联系我们:
联系人:陈生
电 话:0755-82565235.0755-88391555.0755-82807567
手 机:13798377798
QQ:819175396,302677436,343000888
MSN:mwdsmd@hotmail.com,xiaowei700@hotmail.com
传 真:0755-83177555
EMail:mwdsmd@126.com
公司地址: 深圳市福田区振中路鼎诚国际1018室
订购须知: