![]() |
|||||||
|
|||||||
![]() |
UUD1A331MNL1GS资料 | |
![]() |
UUD1A331MNL1GS PDF Download |
File Size : 116 KB
Manufacturer:NICHICON Description:Crystal input, has internal load cap (36pF) and feedback resistor from X2. Crystal output, nominally 14.318MHz. Has internal load cap (36pF). Frequency select pin, latched input Free running PCI clock not affected by PCI_STOP# for power management. Frequency select pin, latched input PCI clock output Ground PCI clock outputs Stops all SDRAMs besides the SDRAM_F clocks at logic 0 level, when input low. Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input low. Input to Fanout Buffers for SDRAM outputs. Supply for core, & CPU 3.3V Analog ground Frequency select pin, latched input 48MHz output clock Logic input to select 24 or 48MHz 24MHz/48MHz clock output Data pin for I2C circuitry 5V tolerant Clock pin of I2C circuitry 5V tolerant Free running SDRAM clock not affected by SDRAM_STOP# for power management. SDRAM clock outputs, Fanout Buffer outputs from BUFFER IN pin (controlled by chipset). Powers down chip, active low except XTAL and CPUCLK_T0 & CPUCLKC0. Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. |
相关型号 | |
◆ Z3A43Y680M510KAT2A | |
◆ Y4C3F104Z500CT | |
◆ XCC44N3F470KG1 | |
◆ X7R224J5B | |
◆ WR06X103JT | |
◆ W3L1ZC105MAT1F | |
◆ W3A4YG104ZAT1A | |
◆ W3A4YC104MAT2A | |
◆ W3A45C102MA2TA | |
◆ W3A45A470KAT2A |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:UUD1A331MNL1GS 厂 家:NICHICON 封 装:06+ 批 号:SMD 数 量:150000 说 明:【自己库存】 |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:陈生 |
电 话:0755-82565235.0755-88391555.0755-82807567 |
手 机:13798377798 |
QQ:819175396,302677436,343000888 |
MSN:mwdsmd@hotmail.com,xiaowei700@hotmail.com |
传 真:0755-83177555 |
EMail:mwdsmd@126.com |
公司地址: 深圳市福田区振中路鼎诚国际1018室 |