![]() |
|||||||
|
|||||||
![]() |
NCP18WB333J03RB资料 | |
![]() |
NCP18WB333J03RB PDF Download |
File Size : 116 KB
Manufacturer:MURATA Description:READ ENABLE ( R ) A read cycle is initiated on the falling edge of the Read Enable (R) provided the Empty Flag (EF) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (R) goes high, the Data Outputs (Q0 C Q8) will return to a high impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (EF) will go low, allowing the final read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from R so external changes in R will not affect the FIFO when it is empty. |
相关型号 | |
◆ Z3A43Y680M510KAT2A | |
◆ Y4C3F104Z500CT | |
◆ XCC44N3F470KG1 | |
◆ X7R224J5B | |
◆ WR06X103JT | |
◆ W3L1ZC105MAT1F | |
◆ W3A4YG104ZAT1A | |
◆ W3A4YC104MAT2A | |
◆ W3A45C102MA2TA | |
◆ W3A45A470KAT2A |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:NCP18WB333J03RB 厂 家:MURATA 封 装:07+ 批 号:SMD 数 量:280000 说 明:【自己库存】 |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:陈生 |
电 话:0755-82565235.0755-88391555.0755-82807567 |
手 机:13798377798 |
QQ:819175396,302677436,343000888 |
MSN:mwdsmd@hotmail.com,xiaowei700@hotmail.com |
传 真:0755-83177555 |
EMail:mwdsmd@126.com |
公司地址: 深圳市福田区振中路鼎诚国际1018室 |