![]() |
|||||||
|
|||||||
![]() |
GRM32ER61E226KE15L资料 | |
![]() |
GRM32ER61E226KE15L PDF Download |
File Size : 116 KB
Manufacturer:MURATA Description:Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of RAS. The buffers act as transparent or flow-through latches while CAS is high. The falling edge of CAS latches the column addresses. This feature allows the TMS4x100 to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when CAS transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of CAS. In this case, data is obtained after tCAC max (access time from CAS low), if tAA max (access time from column address) has been satisfied. If column addresses for the next cycle are valid at the time CAS goes high, access time for the next cycle is determined by the later occurrence of tCAC or tCPA (access time from rising edge of CAS). |
相关型号 | |
◆ Z3A43Y680M510KAT2A | |
◆ Y4C3F104Z500CT | |
◆ XCC44N3F470KG1 | |
◆ X7R224J5B | |
◆ WR06X103JT | |
◆ W3L1ZC105MAT1F | |
◆ W3A4YG104ZAT1A | |
◆ W3A4YC104MAT2A | |
◆ W3A45C102MA2TA | |
◆ W3A45A470KAT2A |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:GRM32ER61E226KE15L 厂 家:MURATA 封 装:06+ 批 号:SMD 数 量:120000 说 明:【自己库存】 |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:陈生 |
电 话:0755-82565235.0755-88391555.0755-82807567 |
手 机:13798377798 |
QQ:819175396,302677436,343000888 |
MSN:mwdsmd@hotmail.com,xiaowei700@hotmail.com |
传 真:0755-83177555 |
EMail:mwdsmd@126.com |
公司地址: 深圳市福田区振中路鼎诚国际1018室 |