![]() |
|||||||
|
|||||||
![]() |
GRM21BR61E335KA12L资料 | |
![]() |
GRM21BR61E335KA12L PDF Download |
File Size : 116 KB
Manufacturer:MURATA Description: The GRM21BR61E335KA12L/72V12165/72V13165/72V14165/72V15165 devices are First-In, First-Out (FIFO) memories with clocked read and write controls. These FIFOs have 16-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and an input enable pin (WEN). Data is written into the Multimedia FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The Read Clock (RCLK) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin (OE) is provided on the read port for three-state control of the output. These Multimedia FIFOs support three fixed flags: Empty Flag (EF), Full Flag (FF), and Half Full Flag (HF). |
相关型号 | |
◆ Z3A43Y680M510KAT2A | |
◆ Y4C3F104Z500CT | |
◆ XCC44N3F470KG1 | |
◆ X7R224J5B | |
◆ WR06X103JT | |
◆ W3L1ZC105MAT1F | |
◆ W3A4YG104ZAT1A | |
◆ W3A4YC104MAT2A | |
◆ W3A45C102MA2TA | |
◆ W3A45A470KAT2A |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:GRM21BR61E335KA12L 厂 家:MURATA 封 装:06+ 批 号:SMD 数 量:320000 说 明:【自己库存】 |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:陈生 |
电 话:0755-82565235.0755-88391555.0755-82807567 |
手 机:13798377798 |
QQ:819175396,302677436,343000888 |
MSN:mwdsmd@hotmail.com,xiaowei700@hotmail.com |
传 真:0755-83177555 |
EMail:mwdsmd@126.com |
公司地址: 深圳市福田区振中路鼎诚国际1018室 |