 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| 12065F103K4T2A资料 | |
|
12065F103K4T2A PDF Download |
|
File Size : 116 KB
Manufacturer:AVX Description: The 12065F103K4T2A is organized as 1048576-words by 16- bit / 2097152-words by 8-bit. These dev ices operate on a single +2.7~3.6V power supply , and are directly TTL compatible to both input and output. Its f ully static circuit needs no clocks and no ref resh, and makes it usef ul. The operation mode are determined by a combination of the dev ice control inputs BC1# , BC2# , S1#, S2 , W#, OE# and BY TE#. Each mode is summarized in the f unction table. The address select A19 can select either one 8MSRAM chip or another 8MSRAM chip. A write operation is executed whenev er the low lev el W# ov erlaps with the low lev el BC1# and/or BC2# and the low lev el S1# and the high lev el S2. The address (A-1~A19 : By te mode, A0~A19 : Word mode) must be set up bef ore the write cy c le and must be stable during the entire cy cle. A read operation is executed by s etting W# at a high lev el and OE# at a low lev el while BC1# and/or BC2# and S1#and S2 are in an activ e state (S1#=L, S2=H). When setting BYTE# at a low lev el, the f unction will be in the x8 mede, which is, DQ1-8 are av ailable and DQ9-16 are not av ailable. In the x8 mode, A-1 is used as the additional address. During the activ e f unction f or x8 mode, BC1# BC2# must be low lev el. |
|
| 相关型号 | |
| ◆ Z3A43Y680M510KAT2A | |
| ◆ Y4C3F104Z500CT | |
| ◆ XCC44N3F470KG1 | |
| ◆ X7R224J5B | |
| ◆ WR06X103JT | |
| ◆ W3L1ZC105MAT1F | |
| ◆ W3A4YG104ZAT1A | |
| ◆ W3A4YC104MAT2A | |
| ◆ W3A45C102MA2TA | |
| ◆ W3A45A470KAT2A | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：12065F103K4T2A 厂 家：AVX 封 装：07+ 批 号：SMD 数 量：480000 说 明：【自己库存】 |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
| 联系人：陈生 |
| 电 话：0755-82565235.0755-88391555.0755-82807567 |
| 手 机：13798377798 |
| QQ：819175396,302677436,343000888 |
| MSN：mwdsmd@hotmail.com,xiaowei700@hotmail.com |
| 传 真：0755-83177555 |
| EMail：mwdsmd@126.com |
| 公司地址： 深圳市福田区振中路鼎诚国际1018室 |
