联系人:
陈生
联系电话:
0755-82565235.0755-88391555.0755-82807567
点击这里给我发消息
点击这里给我发消息
点击这里给我发消息
MSN:mwdsmd@hotmail.com MSN:xiaowei700@hotmail.com 
首页 > 推广型号列表 >12065C822KAT2A

12065C822KAT2A

12065C822KAT2A资料
12065C822KAT2A
PDF Download
 
File Size : 116 KB
Manufacturer:AVX
Description:  For serial programming, SEN together with LD on each rising edge of WCLK, are used to load the offset registers via the Serial Input (SI). For parallel programming, WEN together with LD on each rising edge of WCLK, are used to load the offset registers via Dn. REN together with LD on each rising edge of RCLK can be used to read the offsets in parallel from Qn regardless of whether serial or parallel offset loading has been selected.   During Master Reset (MRS) the following events occur: The read and write pointers are set to the first location of the FIFO. The FWFT pin selects IDT Standard mode or FWFT mode. The LD pin selects either a partial flag default setting of 127 with parallel programming or a partial flag default setting of 1,023 with serial programming. The flags are updated according to the timing mode and default offsets selected.   The Partial Reset (PRS) also sets the read and write pointers to the first location of the memory. However, the timing mode, partial flag programming method, and default or programmed offset settings existing before Partial Reset remain unchanged. The flags are updated according to the timing mode and offsets in effect. PRS is useful for resetting a device in mid-operation, when reprogramming partial flags would be undesirable.   The Retransmit function allows data to be reread from the FIFO more than once. A LOW on the RT input during a rising RCLK edge initiates a retransmit operation by setting the read pointer to the first location of the memory array.   If, at any time, the FIFO is not actively performing an operation, the chip will automatically power down. Once in the power down state, the standby supply current consumption is minimized. Initiating any operation (by activating control inputs) will immediately take the device out of the power down state.   The IDT72V255LA/72V265LA are fabricated using IDTs high speed submicron CMOS technology.
 
相关型号
◆ Z3A43Y680M510KAT2A
◆ Y4C3F104Z500CT
◆ XCC44N3F470KG1
◆ X7R224J5B
◆ WR06X103JT
◆ W3L1ZC105MAT1F
◆ W3A4YG104ZAT1A
◆ W3A4YC104MAT2A
◆ W3A45C102MA2TA
◆ W3A45A470KAT2A
  1PCS 100PCS 1K 10K  
价 格  
 
 
型 号:12065C822KAT2A
厂 家:AVX
封 装:07+
批 号:SMD
数 量:480000
说 明:【自己库存】
 
 
运  费:
所在地:
新旧程度:
 
 
留言/订购
 
所需型号 厂家 封装 批号 数量*
 
留言
 
 
联系人/公司:
联系电话:
EMail:
验证码: * 验证码
 
 
 
 
联系我们:
联系人:陈生
电 话:0755-82565235.0755-88391555.0755-82807567
手 机:13798377798
QQ:819175396,302677436,343000888
MSN:mwdsmd@hotmail.com,xiaowei700@hotmail.com
传 真:0755-83177555
EMail:mwdsmd@126.com
公司地址: 深圳市福田区振中路鼎诚国际1018室
订购须知: